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ABSTRACT
A regulating dc-to-dc converter is described which
utilizes a new circuit configuration to achieve several
desirable features including higher efficiency, a
single circuit for regulation and conversion, minimized
output filter requirements, and simplified control sys-
tem applications. The dc operating characteristics
are derived and the efficiency of the new converter is
shown to compare favorably with the conventional boost
regulator. An ac model is derived and a comparison is
made between analytical and experimental results.
BACKGROUND
The development of the Venable Regulating High
Voltage Converter t1] evolved from an IR&D activity
authorized in September 1972 at the Hughes Electron Dy-
namics Division and described at that time as the "Ku-
band Multimode TWTA" development program. A prime
objective of that program was to achieve efficiency im-
provements over the conventional boost regulator and
dc to dc converter approach for high voltage TWT power
processing systems. A novel circuit evolved out of
this development program which integrated the regulat-
ing and conversion circuits into a single functional
block. This circuit enabled the designer to achieve
significantly higher efficiencies for high voltage
power processors [2].
DESCRIPTION OF OPERATION
DC operation of the Venable Converter may be ex-
plained with reference to Fig. 1. The circuit consists
of transformer T which couples a secondary load Ro
to an input voltage source, V1, by means of four sym-
metrically placed switches, Q1 through Q4. Current
is supplied to T through the switches, and the energy
storage inductor, L. Capacitor C1 provides a local
path for large transient currents, and V1 supplies
dc power. Two switches conduct on alternate half
cycles, first Q, followed by Q2 and then on the
next half cycle, Q3 followed by Q4. Not more than
one switch conducts at any time. The switch conduction
sequence is illustrated in Fig. 2. Operation of the
circuit can be readily understood by investigation of
two special cases.
First assume that only the outer switches Q2 and
Q conduct. In this case we have the typical convert-
er operation with a steady dc current I3 and the
voltage at the load, V is approximated by
(N0IN1)V7
*Rectifier-diode voltage drops and switch saturation
drops are neglected.
N
Figure 1 Schematic diagram - the Venable Converter.
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The other extreme case assumes that only the inner
switches Q1 and Q3 conduct. In this event the out-
put voltage is given by (NINInyV)V
It is thus seen that the load voltage can be varied
a factor of n :1 depending upon whether the outer or
inner switches provide the switching action. Allowing
the inner switch to conduct for a part of the cycle,
At, and then the outer switch to conduct for the re-
mainder of the half cycle, it is realized that the load
voltage must achieve a value
N N
- V < V < n - VNI 1 1
b. A single circuit may be used for both load volt-
age regulation and dc-to-dc conversion.
c. Switches are current-fed thus minimizing switch-
ing current transients and reducing power switch
stress.
Derivations of Operating Equations
The switch conduction sequence of Fig. 2 is not
achieved by applying base drive to the transistors in
the sequence shown. Due to the switching action of
diode CR, base drive can be supplied to an outer switch
before basedrive is removed from the corresponding inner
(1)
11
The output voltage, V0, can indeed be made to vary be-
tween these limits by varying the conduction duty ratio
D. The circuit may be thought of as an inverter with a
continuously variable primary to secondary turns ratio.
At the instant of switching, e.g., Q1 conducting
to Q2 conducting, ampere-turns of L are conserved.
That is, NI 3 = N/n I2. The special case where
n = n is of particular interest for a practical cir-
x y
cuit and exhibits many desirable features.
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Figure 4 Energy storage inductor current.
switch. It can be shown that the current in the outer
switches I3 is equal to zero whenever an inner switch
is turned on by looking at the voltage across the diode
CR.
For the original Venable Converter in which
nx = ny = n; the voltage across the diode while both
inner and outer switches are turned on is
V4 - V3 = (1 n)V1 (2)
0 < t < DT
DT < t < T
Figure 3 Simplified models for the two states of
the Venable Converter.
Hence, for all values of n > 1, which defines the Ven-
able Converter, the diode is back biased as long as the
inner switch is conducting. For this period of time
lasting DT during each half cycle the inductor cur-
rent II = I2 When Q1 turns off the energy stored
in the inductor forces the voltage V4 to rise until
the diode CR conducts, clamping the inductor to V3.
For the remainder of the half cycle lasting (1 - D)T
the inductor current I1 I3. Simplified models for
both of these states are shown in Fig. 3.
If the forward voltage of the diode and the satu-
ration voltage of the switches is ignored, for state 1,
0 < t < DT, the following differential equation may be
written:
Desirable Features of the Venable Converter
For the case where n = n
x y
a. The pulsewidth modulated converter produces a
square wave output with continuous load current
thus minimizing load filtering problems.
b. The duty ratio transmission function V0/d is
linear and has both a corner frequency, f0, and
peaking, Q, independent of the dc duty ratio D.
c. The duty ratio transmission function has no left
or right half-plane zero.
In the general case:
a. High efficiency is achieved by transferring the
bulk of the power through the diode-free path
of switches Q1 and Q3'
di2
V1 = L dt + i2r 2
where
L' = L/n2
(3)
(4)
and r' is the lumped resistive losses for the inner
switch current loop. Equation (3) has a solution of:
i2(t) = I (1 t/T ) et/T (5)
where T' = L'/r' and Io is an arbitrary choice of
initial current. For state 2, DT < t < T, the follow-
ing differential equation may be written:
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1-v2
-(DT/T') o0-D/r' t-+ * nrwI [1 - e 1 + e tT
(10)
Because of the symmetry of the converter the solutions
for i2(t) and i3(t) also apply for switches Q3 and
Q4'
lo N1
ny N.
DT T
(c)
ny
TDT
2
( + ny I
nx
Figure 5 Output Current
di
V1 L dt + i3r + V3
where r is the lumped resistive losses for the
side switch loop. Equation (6) has a solution of
i (t') = ( 1 3) (1 - e tI T) + i3(0+)e t
where T = L/r and t' = t - DT.
The initial condition i3 (O ) is related to
i2(DT) by the conservation of energy requirement
inductor L.
Even though equations (5) and (10) are open ended
because of the arbitrary choice of initial current I
they reveal a great deal about the nature of the energy
storage inductor current I1. In the practical Venable
Converter L is chosen to be sufficiently large so that
continuous current, I1 > 0, is maintained. In addition
2 r is kept small for reasons of efficiency. As a re-
sult both time constants T and t' are very large
compared to the half cycle switching period T. Equa-
tion (5) which applies between the time interval of 0
and DT indicates that the inductor current starts at
I and ramps at a slope proportional to the difference
t between the input voltage and the inner tap transformer
voltage .
The inner tap voltage is designed to be less than
the minimum line voltage which results in a positive
slope for i2 (t). When the coefficients of the expo-
4 nential terms in equation (5) are equal the slope of
2 the current is zero and this defines the minimum per-
missible line voltage. Equation (10) applies between
the interval of DT and T and indicates that the in-
ductor current drops to a level 1/n of the level
prior to Q1 turning off and then ramps at a slope
proportional to the difference between the input voltage
and the outer tap transformer voltage. The value of n
---t is chosen such that the outer-tap transformer voltage
V3 is greater than the maximum line voltage. This re-
sults in a negative slope for i3(t). Again, when the
coefficients of the exponential terms are equal the
slope of the current is zero and this defines the maxi-
mum permissible line voltage. Fig. 4 depicts this
energy storage inductor current waveform for n = 2.5
(6) at some nominal line voltage which is greater than V2
out-
(7)
for
2, L [i2 (DT)]2 _ L +i(0+) j (8)
Substituting equations (4) and (5) into equation (8)
and solving for i3 (0+):
but less than V3.
It is informative at
output load current I .
turns off:
this time to also look at the
At the instant before Q1
N
I (DT-) -1 I (DT)
0
also at the instant after Q1 turns off;
N
4 (DT=)1- I (
0
(11)
(12)
Substituting equation (5) into equation (11) and equa-
tion (10) into (12) it can be shown:
I4(DTi) = I4(DT ) (13)
(O ) (Vn)21 e ')] + e-
Hence (9;
i3 (t )=(r) (1 - et/T
The same exercise can be performed for the switching
interval between Q2 and Q3 to show that:
(14)
Thus the output current as seen by the load is continu-
ous as shown in Fig. 5a. This might appear to be
trivial in the light of the inductive feed nature of
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Figure 6 DC control
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neglecting the diode drop, is V3 - V1 which yields:
v v ~NA W3 1 = (1 - D)T
Since on the average the voltage time product (Flux
Change) seen by L must be zero, we may write:
1V a n)xD = (V3 - V13(1 - D) (19
Solving for V3/V1 we find:
V3 D(nx -1) + 13 x_ IA + l -(2CV nxI x~~+
n
y
Equation (20) is the dc control function for the gen-
eralized Venable Converter and is shown in Fig. 6 for
different ratios of nx/n . It can be seen that for
1.0 the original Venable Converter where n = n = n
equation (20) reduces to:
function with different ratios v3
= D(n - 1) + 1V1 (21)
the converter. However, the output current is cont
ous only for the original Venable Converter where
nx = ny . For the generalized converter where nx
it can be shown that:
I4(DT+)nx = I4(DT )ny
and
I4(0)ny = I4(O)n
tinu-
Thus there is a step in the load current which is pro-
portional to the ratio of nx to n . Fig. 5b and 5c
y
show the output current for nx > ny and nx < ny
with all other parameters including ny constant.
Continuous output current was one of the principal
motivations for the development of the Venable Con-
verter. The primary application of this converter was
to generate the high voltage necessary to power a
traveling wave tube. These tubes require very small
ripple, typically less than 0.01 percent, and it is
desirable to accomplish this with a minimum of high
voltage energy storage. The Venable Converter imple-
mented with equal turns ratio (n = n ) has a continu-
ous output current that can be filtered without in-
ductors and with a minimum of capacitance.
In addition there is a definite advantage for this
configuration in terms of the ac control function as is
explained in a later section.
The dc control function of the converter may be
derived by applying Faraday's Law to the voltages
across the energy storage inductor during a half cycle
T. During the time period DT the voltage across L
is given by equation (3) which when substituted into
Faraday's Law yields:
(Vl n
DT
y
The voltage across L dulring the period (1 - D)T,
which is a straight line equation with a slope of
(n - 1) and a zero intercept of 1.
x
* n This well controlled linear relationship between
y dc gain and duty cycle is shown in Fig. 7 for various
values of n. The autotransformer nature of the Ven-
(15) able Converter is evident. With the exception of noise
sensitivity (PWM jitter) linearity of the dc control
function is of little consequence. However, it is
highly desirable if some form of feed forward correc-
(16) tion or voltage programming is required.
AC Model
A continuous, low frequency small signal model may
V3
0.1 0.5 1.0(17)
Figure 7 DC control function for the original
Venable Converter.
- 289 -
8)
9)
)
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, VOL. IECI- 24, No. 4, NOVEMBER 1977
be derived for the original Venable Converter in which
the inductor tap ratio and the transformer tap ratio are
identical. The model for the general converter where
the tap ratios are not the same is treated in the ap-
pendix. The method used to develop the model was that
of Middlebrook and Wester [3],[4] in which the several
different lumped linear models that apply in successive
phases of the switching cycle are replaced by a single
lumped linear model whose element values are appropriate
averages over a complete cycle of their successive val-
ues within the cycle. The resulting "averaged" model
permits both the input-to-output ("line") and duty
ratio-to-output ("control") transfer functions to be
easily obtained for both dc (steady state) and super-
imposed ac (describing function) inputs. The nature of
the model derivation inherently restricts the validity
to frequencies below about half the switching frequency,
and model linearity is ensured by independent restric-
tion of the superimposed ac signal to small amplitudes.
The result is therefore a small-signal, low frequency,
averaged model.
SWITCH 2 & 4
LS 7-S ~~~~~~~~D'_i
___ 0-4
x~~~d V OUTPUT
VSN
RS R~~~~
N SWITCH N
VS I
- s n 3 g RC
Figure 8 Basic circuit with "dc transformer".
Development of the ac Model
The ac model is developed from the schematic of
Fig. 1. The model is manipulated into the configuration
of Fig. 8 by assuming an ideal transformer which is good
at dc and exploiting the mirror symmetry of the switch
positions. The schematic of Fig. 1 has been expanded in
the model to include the equivalent series resistance,
RS, of the filter capacitor and a line inductor, Ls in
order that the important interaction between the Venable
Converter and a typical line filter may be examined.
The model of Fig. 8 is in a form where the switch-
ing action may be evaluated with a minimum of complica-
tion. The switches 1 and 3 are driven by the duty ratio
D + d and switches 2 and 4 are driven by the comple-
mentary duty ratio D' - d. The model of Fig. 8 also
shows a number of parasitic resistors which are present
in real converters. It is readily seen that any ohmic
loss in a real converter may be lumped in with one of
these parasitic resistors. As an example, R actually
comprises the resistance of the right hand side of in-
ductor L plus saturation loss in switches 1 and 2 plus
the diode saturation loss, plus the resistance of the
outer portion of the transformer winding. Each of these
resistors will be found in the final model so that the
effect of each will be apparent.
The completed model of the Venable Converter is
presented in Fig. 9. The model includes the effects of
the averaging filter (L and C), input filter, and all
loss elements. From this model the control transfer
function and the line transfer function may be derived.
In addition, the model includes the effects of storage
time modulation of the switching transistors. The model
is good for any average duty ratio D. This model is,
however, good only for the original case where nx = ny
(the general case is considered in the appendix).
The model clearly shows that for the original case
the averaging filter is not dependent on average duty
ratio and the only zero present in the control transfer
function is the real left half plane zero due to the
ESR of the capacitor Rc and the resistor Rd.- The
averaging filter is damped by R1, Rdv and RM in
addition to damping terms due to R. The term RM
represents the damping contribution of the transistor
storage time modulation with changing duty ratio [5],
and RM is only present in the ac model in recognition
of which RM is enclosed in an oval. R1 and Rd
however, are ohmic losses which must be considered in.
the evaluation of the model at dc.
Notice that the ohmic resistance was separated
into two parts, viz., RL and Rd and the Rd compo-
nent was not lumped into the effective damping resistor
R . This is necessary in the model for many practical
e
applications where the feedback for the control ampli-
fier is derived from the transformer primary (point A
in the model). In that case Rd forms an important
zero in the feedback factor.
Any desired input filter may also be included in
the model as shown in the box of Fig. 9. A typical
input filter will have a capacitor output in order to
provide a stiff source for the switching currents which
were shown in the first section.
In consideration of the effect of the input filter
the exact behavior of the two generator model of Fig. 9
may not be apparent. The model is ideal for computer
analysis but a good deal of physical insight may be
lost because of the interacting voltage and current
source. A single generator model was therefore de-
veloped which shows more clearly how one can get into
trouble if the effects of the input filter are not
carefully considered. The single generator model is
shown in Fig. 10. Notice that only the control de-
scribing function is included. This model was derived
from Fig. 9 by forcing the line input, Vs, to zero and
using Thevenin and Norton transformations to obtain a
single generator V . Note that the source impedance
g
appears in the expression for V . This is a result of
the phase of the current source in Fig. 9 and accurate-
ly depicts the apparent negative input impedance of the
switching regulator. The term 1 - Z /vP2R which mul-5
+ '1
,u = 1 /Dnx + D' where D' = 1-D
R1 = Dnx Rx + D'Ry + DD'(nx-1)2Rs
where Rx = Ru + Rw + Rp
Ry = Ru + RV + Rp
ei = (nx1l)Vsd + [(D-D')(nx-1 )2RS-(nx2Rx-Ry)Iled (nx-I1)Vsd
-
n -1)V d (n -1)Vs d
J1 = s = x s(R1+Rd+R)pg pR
Figure 9 Complete model for Venable Converter.
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tiplies the control function must be investigated
thoroughly lest an unseemly notch appear in the trans-
fer function. The single generator model also has L
and C independent of duty ratio as in the two gener-
ator model but now one may make reasonable approxima-
tions to the control function with only a hand calcu-
lator or reactance graph paper.
To verify these results, experimental data were
obtained for the control describing function. Tap
ratios n = n = 4 were selected and the converter
x y
was operated at 27 KHz. The values used were Zs = 0,
L = 3.5 mH, C = 10 pF, and R = 300 Q. Magnitude and
phase measurements were obtained by techniques de-
scribed in [7] and t8]. The predicted filter corner
frequency is constant at f = 1/2n LC = 850 Hz. The
measured and predicted result is shown in Fig. 11 for
three duty ratios, D = 0.57, 0.43, and 0.28, in which
zsim2 ~~~L RN1
ZsJ#2Re d(N2 V
c(.-12)N- 2
± ..v = Z. \ T N1 R I N2)
Figure 10 Simplified ac model of control function.
an arbitrary scale factor is used to separate the three
sets of results. It is seen that the experimental data
points confirm that the corner frequency is constant,
independent of D, and that there is no zero within the
frequency range of interest. The slight differences in
Q factor result from dependence of the effective damp-
ing resistance R + RM upon D and are second order
effects. e
To verify the input filter effect, an input filter
and duty ratio were chosen so that at some frequency
Z /p2R = 1
s
where one would expect a notch in the control function.
The input filter chosen was an L section with
L=-0.8 mH, Cs= 10 ,uF and Rs = 3Q as shown in
Fig. 9. For the values chosen there should be a null in
the duty ratio transmission function at f = 1.8 KHz
and D = 0.78. The computer predicted results of both
magnitude and phase are shown in Fig. 12. The experi-
mental result shows a null at f = 1.8 KHz for D = 0.73
and that is shown also in Fig. 12. These results are in
extremely good agreement.
General Aspects of Efficiency
The majority of dc to dc converter losses can be
grouped into two categories. The first are resistive
losses which are primarily a function of the processed
power level. The second are power invariant fixed
losses that are primarily a function of the converter
type. These fixed losses are ideal for comparing one
converter type to another while giving some insight into
their inherent efficiencies.
The Venable Converter has primarily been used for
high voltage applications where efficiency, regulation
and ripple are of prime concern. An alternative to the
Venable Converter for this application is a boost regu-
lator followed by a simple dc to dc converter. This
configuration can achieve low ripple without the neces-
sity of an energy storage inductor on the high voltage
output. It can also be implemented for closed loop
regulation rather simply with relatively high efficiency.
Fig. 13 depicts this converter.
To compare the fixed losses of the Venable Conver-
ter to the boost regulator/converter the energy storage
inductor current for both converters is simplified to
that shown in Fig. 14a and 14b. Assume that both the
boost and Venable Converters are designed to operate at
the same voltage, frequency and power levels using iden-
tical components. To set boundaries on the comparison
assume: 1 > (V3/V1) > 2 so that n = n = 2.
For the Venable Converter the average energy stor-
age inductor current is;
I + Id 1 - D PinI D +
2
- (22)
The fixed loss in the two outside transistors, Q2' Q4
consists of saturation loss and base drive loss. The
saturation loss is given by:
Ic/n d/nPQ2 +PQ4=-'2Vsat 2 ( - D) (23)
Substituting equation (22) and the dc gain function
of equation (21) into equation (23) yields the fraction
of input power lost to transistor saturation.
Figure 11 Predicted and measured frequency response
for three values of D.
PQ2 + PQ4 Vsat
P.=V (1 - D)in 3 (24)
If we assume that the transistors are driven in propor-
tion to their collector current at a fixed forced beta,
the base drive loss is given by:
PQ2 + PQ4 afVsat + VBE
Pin afV3 (1 - D) (25)
where Sf = I /BI .
In a similar manner the losses in the inside tran-
sistors can be shown to be:
l kHt
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PQ1+ PQ3 fvsat + VBE
___=_-_-- - (DN)
pin af 3
The loss in the power diode is related to the
diode forward drop VF:
PCR VF
P. V '1-Din 3
Equations (25), (26), and (27) represent the powerinvariant fixed losses expressed as a fraction of input
power, for the Venable Converter. The boost regulator/
converter in comparison has an average storage inductor
current of:
Iaa Ib Pin
avg 2 V
These fixed loss equations can be compared for the two
(26) converter types by knowing the relationship between D
and DB.
Setting equation (29) equal to equation (21) and
solving for D yields:
(27)
vI
(28)
and the dc gain function, neglecting the diode drop,
is: Figure 13 Boost regulator dc-to-dc converter.
V31
V 1- D1 B
where: DB = t/T.
Applying equations (28) and (29) to the Vsat
and VF losses in a boost regulator, the following
fixed losses can be calculated.
Boost transistor
PQ1 (fvsat +VBEA ( B\
in afV3 / V - DB/
Static Inverter Transistor
PQ2+ PQ3 afvsat + VBEll B
Pin fV3 k1
-DB/
Boost Diode
PR VFR_
Pin V3
(29) DBD = ~(n - 1) (1 - DB)
Which under the boundaries set for this comparison,
n = 2, reduces to:
DB
= (1 - DB)
(33)
(34)
With equation (34) substituted into equation (30)
the comparison is complete. Table 1 lists these fixed
loss elements for both converters.
(30) It can be seen that the V and V loss of
F satthe power diode and outside transistors is less for the
Venable Converter for D > 0. On the other hand, thePWM transistor losses are n (2) times greater on the
Venable Converter. A numerical example will best illus-(31) trate the relationship of these losses.
Assume: Vsa = 0.2VV t °2
VF = IV
VBE = V(32) VB =4VV3
(
Figure 12 Predicted and measured frequency response
showing effect of input filter at null
condition.
Figure 15 graphs the loss elements as a function ofduty cycle.
The Venable Converter shows an obvious advantage
over the regulating boost converter. This is primarilybecause the boost regulator processes all of its power
via the power diode whereas the Venable Converter hasdirect conversion via the PWM switches. In terms of
efficiency for high power converters, only the direct
conversion PWM inverter is superior. However, this
type of converter is not suitable for high voltage powerprocessing because the energy storage inductor which is
required at each output must operate at a very high
voltage. In addition, the current from this type of
converter has a larger ac component so more extensivefiltering is required for the same input current ripple
as an equivalent Venable Converter.
The Venable Converter demonstrates bulk efficien-
cies from dc input power to high voltage output power
of greater than 91 percent. This has been achieved
under varying conditions of line, load and temperature.
Fig. 16 shows typical bulk efficiencies at the 35
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and 100 watt level. Complete power processing systems
for traveling wave tube amplifiers have typical effi-
ciencies of greater than 85 percent.
la
DBT T
(a) BOOST REGULATOR
Ic
T
(b) VENABLE CONVERTER
Figure 14 Simplified energy storage inductor
current.
SUMMARY
A new circuit configuration, the Venable Converter,
has been presented which offers certain advantages over
the conventional boost-regulator/converter approach to
power processing. Their advantages are especially meri-
torious when high-voltage outputs are desired due to the
continuous current characteristic of the load current.
TABLE 1
VENABLE/BOOST POWER INVARIANT FIXED LOSS
ELEMENT COMPARISON
LOSS IN PERCENT
LOSS ELEMENT BOOST VENABLE
VF Power VF VF
Diode - x 100 (1-D) x 100
sat Sf sat +BE (D) x 100 f st +VBE (DN) x 100Transistor (s)
Bf V3 S f V3
Vst Outside Rf Y t + VBE 0f sat BE (1-D) 100
TorassorSAOs 105 o o000v3 f 3
The operating equations have been derived to pro-
vide analytical expressions for switching current, max-
imum and minimum line voltage, and the dc gain function.
A continuous, low frequency, small signal model is
presented in two forms: a dual generator model suitable
for computer analysis and a single generator model more
amenable to hand calculator or reactance chart analysis.
It is shown that the original (n = ny) Venable Conver-
ter has significant advantages of control system appli-
cations due to the linear characteristic of the control
Figure 15 Venable/Boost power invariant fixed loss
elements as a function of duty cycle.
transfer function, the lack of right or left half-plane
zeros and the fact that the corner frequency and damp-ing are independent of duty cycle.
Experimental data are presented and excellent cor-
relations are obtained from the computer model. The
potential problem of loop instability due to nulls in
the control transfer-function arising out of the input
filter impedance is pointed out.
Finally, a detailed fixed loss comparison between
the original Venable Converter configuration and the
conventional boost/regulator conversion is made. The
results of this comparison show that higher efficien-
cies are possible with the Venable Converter due to re-
duced power-diode losses at high conduction duty
cycles. Regulated conversion efficiencies of 91 per-
cent have been achieved under varying conditions of
line, load and temperature.
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APPENDIX
AVERAGED MODEL OF THE VENABLE CONVERTER
Although the Venable Converter is invariably used
in its "original" form in which the inductor and trans-
former tap ratios nx and n are equal, the model
has been obtained for the "generalized" form in which
nx and n may be different. This permits results
to be obtained for various special cases, and in par-
ticular illuminates the advantages of the original
Venable Converter with n = n
x y
The derivation of the model of the generalized
Venable Converter is too long to be given here, so in-
stead the results will be presented and attention given
to their interpretation and significance. The model
is shown in Fig. A.1, and includes not only the Venable
Converter of Fig. I itself, but also the modulator
whose function is to convert the (analog) control volt-
age Vc + Vc from some error amplifier into a corre-
sponding duty ratio D + d. The notation is that
k Vf(S)fm(5}
V.
vc
UNREGULATED
INPUT VOLTAGE
OUTPUT VOLTAGE
Figure Al Low-frequency, small-signal model of a
pulse-width-modulated switching conver-
ter in the continuous conduction mode.
lower-case letters represent small-signal ac variations
superimposed upon the large-signal dc value represented
by upper-case letters. The essential function of the
modulator can be represented simply by
D = V /V
c m
(A.l)
where D is the fractional on-time of the inner switch
and in which, by definition, V is the range of control
voltage required to sweep the duty ratio D over its
full range from 0 to 1. (If the actual relation is not
linear, it can be linearized in the same form and then
Vm becomes a function of operating point.) A small
variation v
c
superimposed upon V therefore produces
a corresponding variation d = v /V in D, which can
c m
be generalized to account for a nonuniform frequency
response as
fm(s)D = -- v-
m
(A. 2)
in which f (0) = 1. Thus, the control-voltage-to-duty-
ratio transfer characteristic of the modulator can be
represented in general by the two parameters V and
mfM(S , regardless of the detailed mechanism by which
the modulation is achieved. In "half-cycle response"
types of modulator, such as those employed in the prac-
tical systems described in this paper, the frequency
response can be taken to be uniform, so fm(s) 1,
over the frequency range of interest (up to half the
switching frequency).
The model of Fig. A.1 represents not only the gen-
eralized Venable Converter, but also, with appropriate
expressions for the parameters, any dc-to-dc converter
including the conventional buck, boost, and buck-boost
types and their numerous extensions [6]; it is subject
only to the constraint that the converter operates in
the continuous conduction mode.
The transformer is to be taken to be "ideal" and
has a ratio u:1 for all frequencies down to dc; it
represents the basic dc-to-dc voltage and current con-
o,. _
35 WATT INPUT
t - 2600 VOLT OUTPUT
--- 100 WATT INPUT
4000 VOLT OUTPUT
II_
0.1 0.5 1.0
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version factor. The two generators express the influ-
ence of the ac control voltage vc as an input signal
to the modulator/converter. The capacitance C and
load resistance R are the equivalent values of the
actual C and R of Fig. 1 reflected to the trans-
former primary, and the voltage V is the similarly
reflected value of the actual output voltage V
0
The inductance L is an "effective" inductance
e
related to the actual inductance L of Fig. 1, but a
function also of the dc duty ratio D. The elements
L and C together constitute an effective "averaging"
e
filter that represents the properties of the actual L
and C in recovering the average, or dc, value of the
switched waveform and filtering the switching frequency
and its harmonics. The resistance R is an "effec-
e
tive" resistance that accounts for various series ohmic
resistances in the actual -circuit (including components
due to the esr cf both the capacitance C and any
input-filter capacitance), and also a "modulation" re-
sistance RM that arises from a modulation of the
switching transistor storage time f51]; Re is a compli-
cated function cf these component resistances and also
of the duty ratio, but since it is merely a parasitic
resistance whose. principal observed effect is upon the
p = (Dnx/ny + D')/(Dnx + D')
X = nx(1 - 1/ny )/(Dn + D')(Dn /n + D')
(sL /R) (1 - n /n ) (Dn + D t)
f(s)~l- e x y x
nx(1 - 1/n )
L = L/(Dn /n + D')
e xry
where
D' - 1 - D
(A. 3)
(A. 4)
(A. 5)
(A.6)
(A. 7)
is the "complementary" duty ratio.
With these results, the model of Fig. A.1 can be
used to determine the several transfer functions of
interest.
The large-signal dc result for the output voltage
V as a function of the input voltage V and control
s
voltage V (with neglect of the ohmic component of
c
R) is simply
V 1 + (n - 1)D
V = = V x
vi s l + (nx/ny -1)D
Fig. A.2 Predicted asymptotes and experimental
data points for magnitude and phase of
the control describing function v/vc for
a generalized Venable Converter with
n < n
y
Q-factor of the LeC filter, detailed expressions for
R will not be given. The modulation resistance RM
e
is often the dominant component of R, and is enclosed
in an oval in Fig. A.1 to indicate that it is an ele-
ment in the small-signal model only, and not in the
large-signal dc model; it does not contribute to power
loss and is in that sense "nonohmic," but explains the
commonly observed higher degree of filter damping than
would otherwise be expected.
The princiFal parameters in the general model of
Fig. A.1, that are functions of duty ratio D and
which distinguish one converter configuration from
another, are v, A, f(s), and L . For the generalized
Venable Converter, expressions for these parameters
are:
1 + (n - 1)V /V
V cm
's 1 + (n /ny - l)V /Vm (A. 8)
The transfer function from v to v, the line de-5
scribing function, is obtained as v/v with vc = 0,
so that both generators are zero. The result is 1/vt
times the two-pole transfer function of the effective.
averaging filter. However, in general both the corner
frequency and the Q-factor of the averaging filter are
functions of dc operating point because the effective
inductance Le is a function of D, by (A.6).
The transfer function from v to v, the control
c
describing function, is obtained as v/vc with v =
0. The result is the product of the voltage generator
and the two-pole transfer function of the averaging
filter (in the absence of a line source impedance, the
current generator is immaterial). The control de-
scribing function therefore .contains not only the
operating-point-dependent two-pole transfer function of
the averaging filter, but also the frequency dependent
f(s). By (A.6), this frequency dependence is ex-
pressed by the presence of a real zero in the complex
plane. Although (A.6) is not exact (effects due to the
parasitic resistance R are neglected) it shows not
e,
only that the value of the zero changes with operating
point, but also the salient feature that the zero is in
the left half-plane if n > n and in the right half-
plane if n < n . The presence of a right half-plane
x y
zero in the control describing function of course ex-
acerbates the problem of stability in a closed-loop
regulator system.
Experimental results for the control describing
function v/v were obtained for a generalized Venablec
Converter circuit operated at a switching frequency of
27 kHz, and having the values L = 3.5 mH, C - 10 pF,
and R - 300 P. A half-cycle response type of magamp
modulator was used for which f (s) = 1 throughout the
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frequency range of interest. Magnitude and phase meas-
urements were obtained by techniques described in [7]
and [8].
Fig. A.3 Predicted asymptotes and experimental
data points for magnitude of the control
describing function v/v for a generalized
Venable Converter with n > n
x y
First, tap ratios n = 2 and n = 4 were se-
x
~~~y
lected, and a duty ratio D = 0.57 was established.
Hence, Dn /n + D' = 0.73, and from (A.6) L = 3.5/
x y
0.732 = 6.6 mH. The corner frequency f of the aver-
e
aging filter is then given by f 1/2fr L C = 620 Hz.
e e
From (A.5), the zero f in the function f(s) is
a
given by
a
R nx(1 - 1/n )
x-
2rLe (I - nx/ny)(Dnx + DR)
and insertion of the above numbers leads to f = -14
a
kHz. Predicted magnitude and phase asymptotes for the
corresponding control describing function are shown in
Fig. A.2, and it is seen that the experimentally deter-
mined data points agree very well with the predictions.
It is to be particularly noted that the phase lag ex-
ceeds 1800 because of the right half-plane zero f
a
A second set of tap ratios n = 6, n = 4 was
x y
selected, 'and a duty ratio D = 0.70 was established.
Hence, Dn /n- + D' - 1.35, and from (A.6) L = 1.9 mH
xy e
leading to an effective filter corner frequency f
e
1. 15 kHz. From (A. 8), the zero is f = +50 kHz so
a
that, as expected, the zero is in the left half-plane
because nx > n . Predicted magnitude and phase asymp-
totes for' the corresponding control describing function
are shown in Fig. A. 3. Although the zero f at 50 kH2
ais above the switching frequency of 27 kHz, and hence
cannot be verified experimentally, it is seen that the
experimental data points show no trace of a zero within
the range of measurement, and also that the filter cor-
ner frequency at 1.15 kHz is well substantiated.
The model of Fig. A.1 also represents certain re-
duced forms of the generalized Venable Converter if cer-
tain values are chosen for the inductor and-transformer
tap ratios. In particular, if n = , equations (A.3)
through (A.6) reduce to those for the tapped-inductor
boost converter [5]; if, in addition, nx = 1, (A.3)
through (A.6) further reduce to those for the conven-
tional simple boost converter. In both of these re-
duced cases, the effective inductance Le remains a
function of D, and the zero in f(s) is in the right
half-plane and also has a value dependent upon D.
The special case of the original Venable Converter
with nx = ny has significant advantages over the gen-
eralized form. With n = ny Dn /n + D' = 1 for all
x x y 3D, and (A. 3) through (A.6) reduce to
p = l/(Dnx + D') = l/f(nx - I)D + 1]
A = (n - 1)/(Dnx + D')
x
f(s) = I
L = L
e
(A.10)
(A.ll)
(A. 12)
(A. 13)
It is seen that Le is now constant, independent of
D, and.so the averaging filter corner frequency and
Q-factor are constant and do not depend upon operating
point. Further, and even more important, the zero in
f(s) vanishes (to infinity) so that f(s) = 1 at all
frequencies. Consequently, the frequency responses of
both the line and the control describing functions do
not change with operating point, which is a consider-
able advantage in the design of the loop gain of a reg-
ulator containing such a converter (although the scale
factor of both describing functions still changes with
operating point, since both p and A remain func-
tions of D). These advantages are in addition to,
and in fact are related to, the advantage that when
nx = ny the current delivered to the capacitance C
is continuous from one switch interval to the next,
which gives substantially lower output ripple. All
these advantages combine to make the original Venable
Converter with n = n the invariable choice for
x y
practical applications
In the absence of a line source impedance, the
current generator in the model of Fig. A.l is immateri-
al, but its presence is clearly necessary properly to
predict the negative input impedance presented to the
line by a closed-loop regulator employing such a
switching converter, as can be seen by the following
argument. When the regulator is driven by an ac com-
ponent of line voltage v, the high loop gain at low
frequencies will force the ac voltage v at the output
to be vanishingly small by appropriate modulation of
the duty ratio; since v is the output of the LeC
filter, the voltage at the filter input, namely, the
voltage across the current generator, is therefore also
vanishingly small; hence the impedance Zi seen by the
driving source vs is simply the ratio of the voltage
and current generators reflected through the transform-
er, or
2 AVf(S) fm(s) vc/Vm 2
I
Vf (s) v /V R p Rf(s)
m c m
(A.14)
At frequencies low enough that f(s) = 1 (or at all
frequencies for the original Venable Converter), the
result is Z. = R. = p2R, simply the negative of theI i
reflected load resistaiRce.
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The result of (A.14) is valid only for frequencies
at which the regulator loop gain is high; ultimately,
beyond loop-gain crossover, the input impedance must
revert to having a positive real part. In the presence
of a line input filter, as is usual in practical sys-
tems, the complex input impedance can result in severe
disturbance of the regulator properties and, in extreme
cases, instability. This subject is treated in detail
elsewhere [9].
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STATIC INVERTER WITH SYNCHRONOUS OUTPUT WAVEFORM SYNTHESIZED BY TIME-OPTIMAL-RESPONSE FEEDBACK
Andress Kernick, Senior Member, IEEE, David L. Stechschulte and Donald W. Shireman
ABSTRACT
Time-optimal-response "bang-bang" or "bang-hang"
technique, using four feedback control loops, synthe-
sizes static-inverter sinusoidal output waveform by
self-oscillatory but yet synchronous pulse-frequency-
modulation (SPFM).
A single modular power stage per phase of AC out-
put entails the minimum of circuit complexity while
providing by feedback synthesis individual phase volt-
age regulation, phase position control and inherent
This paper was presented at the 1976 Power Electron-
ics Specialists Conference, June 9, 1976.
A. Kernick is with the Westinghouse Research Labora-
tories, Pittsburgh, Pennsylvania.
D. L. Stechschulte and D. W. Shireman are with the
Westinghouse Aerospace Electrical Division, Lima, Ohio.
compensation simultaneously for line and load distur-
bances.
Clipped sinewave performance is described under
off-limit load or input voltage conditions. Also, ap-
proaches to high power levels, 3-phase arraying and
parallel modular connection are given.
INTRODUCTION
The powerful method of feedback control in wave-
form generation, that is modus operandi with high-
fidelity power amplifiers, differentiates the "bang-
bang" [1] time-optimal-response [2 - 6] static inverter
from the waveform feed-forward techniques normally used
by virtually all other switching-type power conversion
equipments. Makers of fast semiconductor power
switches have put the onus upon the designers of static
inverter circuits to achieve waveform quality and tran-
sient response at high efficiency that approaches what
- 297 -
